Programming a Pipelined Image Processor

نویسندگان

  • Thomas J. Olson
  • John R. Taylor
  • Robert J. Lockwood
چکیده

Vision systems for robots and other autonomous agents must meet severe throughput and latency requirements, and place extreme demands on current-generation computing hardware. Pipelined image processors have proven to be a cost-effective way to meet these demands (at least for early visual processing), and have become very popular among researchers working on real-time vision problems. Unfortunately, as these machines have become more powerful and sophisticated they have also become more difficult to program. This paper describes a software system that we have developed to simplify the task of programming the DataCube MV20 image processor [2]. The system presents an abstract view of the hardware’s capabilities, allowing the programmer to focus on the computation to be performed rather than the manipulations needed to map the computation onto the hardware. Because it is based on an abstract model of the hardware, the system could be supported on other architectures as well. The core of the programming system is VEIL1, a C++ library that provides a dataflow abstraction for programming the underlying machine. VEIL represents computations as directed graphs whose nodes are standard image processing operators (add, subtract, convolve, etc.) and whose arcs represent communications channels. User programs construct VEIL graphs procedurally, by calling functions that instantiate nodes and link their inputs and outputs as needed. VEIL automatically maps the nodes and arcs of the graph onto the underlying hardware, breaking the graph into subgraphs if the computation is too complex to be performed in a single cycle. User programs can control or interact with running VEIL graphs in various ways, making it easy to synchronize vision tasks with robot control computations. Extension mechanisms allow

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Energy Optimization of Distributed Pipelined Processors by Combined Data Compression and Functional Partitioning

Transmitting compressed data can reduce inter-processor communication traffic and create new opportunities for DVS (dynamic voltage scaling) in distributed embedded systems. However, data compression alone may not be effective unless coordinated with functional partitioning. This paper presents a dynamic programming technique that combines compression and functional partitioning to minimize ene...

متن کامل

Fast Cellular Automata Implementation on Graphic Processor Unit (GPU) for Salt and Pepper Noise Removal

Noise removal operation is commonly applied as pre-processing step before subsequent image processing tasks due to the occurrence of noise during acquisition or transmission process. A common problem in imaging systems by using CMOS or CCD sensors is appearance of  the salt and pepper noise. This paper presents Cellular Automata (CA) framework for noise removal of distorted image by the salt an...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Parallel-pipelined architecture for 2-D ICT VLSI implementation

The Integer Cosine Transform (ICT) has been shown to be an alternative to the DCT for image processing. This paper presents a parallel-pipelined architecture of an 8x8 ICT(10, 9, 6, 2, 3, 1) processor for image compression. The main characteristics of this architecture are: high throughput, low latency, reduced internal storage and 100% efficiency in all computational elements. The processor ha...

متن کامل

Compiling for a Heterogeneous Vector Image Processor

We present a new compilation strategy, implemented at a small cost, to optimize image applications developed on top of a high level image processing library for an heterogeneous processor with a vector image processing accelerator. The library provides the semantics of the image computations. The pipelined structure of the accelerator allows to compute whole expressions with dozens of elementar...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Computer Vision and Image Understanding

دوره 64  شماره 

صفحات  -

تاریخ انتشار 1996